The Effects of Surface Passivation on Trap Levels in Silicon Nanocrystals

William Andres Gaviria Rojas
Electrical Engineering, Massachusetts Institute of Technology

NNIN REU Site: Nanofabrication Center, University of Minnesota-Twin Cities, Minneapolis, MN
NNIN REU Principal Investigator: Prof. Stephen Campbell, Electrical and Computer Eng., University of Minnesota-Twin Cities
NNIN REU Mentor: Dr. Richard Liptak, Electrical and Computer Engineering Department, University of Minnesota-Twin Cities
Contact: williamg@mit.edu, campb001@umn.edu, lipt0010@umn.edu

Introduction:
Silicon nanocrystals (Si-NC) systems have a wide variety of applications due to their optical properties, and their growth can be easily incorporated into Si fabrication methods already established in industry, making Si-NCs an attractive alternative to bulk Si. Recent developments have allowed for the synthesis of Si-NCs that are resistant to oxidation through surface passivation [1]. However, the effects of surface passivation on the electronic properties of Si-NCs remain unknown. With this in mind, our research focused on the investigation of trap levels in Si-NCs and the effects of passivation on these traps.

Experimental Details:
The Si-NCs were created using non-thermal plasma synthesis with both SiH₄ and SF₆ gas in order to produce H and F terminated Si-NCs. Details on Si-NCs and passivated Si-NCs growth are described by Pi, et al. [2], and Liptak, et al. [1], respectively. Metal-oxide-semiconductor (MOS) capacitors were fabricated by annealing RTA cleaned n-type Si <100> in a O₂ ambient in order to create a thin SiO₂ interface, followed by the deposition of Si-NCs on the SiO₂ layer.

In order to optimize our measurements, we then utilized atomic layer deposition (ALD) to deposit a high-κ dielectric (HfO₂) layer on top of the Si-NCs, and finished by evaporating aluminum back and gate contacts. We fabricated devices with no Si-NCs (for control), a 30-second deposition Si-NCs layer, and a one-minute deposition Si-NCs layer for both bare Si-NCs and surface passivated Si-NCs samples. A topological overview of the device structure can be seen in Figure 1.

The trap centers of our fabricated MOS structures were then investigated using capacitance-voltage (C-V) profiling and deep level transient spectroscopy (DLTS) in order to confirm the presence of traps as well as to characterize the energy level and trap cross-section of these trap centers. The C-V profiles were acquired at different frequencies of 200, 50, and 10 kHz and the DLTS data was acquired using a temperature range of 35K–420K and a rate window of approximately 16 s⁻¹.

Results:
The C-V profiles of the samples (not shown), suggest the presence of trap levels in a number of ways: (1) The decrease in accumulation in both the bare and passivated Si-NCs samples indicated the presence of majority traps; (2) Stretchout indicated a greater number of trap levels in the bare and passivated Si-NCs samples; (3) The decrease in depletion in both the bare and passivated Si-NCs samples suggested a higher concentration of interface and majority trap levels; and (4) A greater change in the depletion capacitance was observed for the bare and passivated Si-NCs samples than for the control sample, indicating an increase in interface state density. It is also worth noting that the change in depletion capacitance was greater in the passivated samples.

Figure 1: Cross-sectional side view of the fabricated MOS-capacitors with embedded Si-NCs. The approximate thickness of each layer is shown at the right of the corresponding layer.

The C-V measurements also demonstrated hysteresis in all samples for all profiling frequencies, as can be seen in Figure 2. The negative shift of approximately 0.5 V in the down trace of all the measurements is consistent with previously observed values by Kwon, et al., and this memory effect confirms the presence of Si-NCs in the samples [3].

The DLTS measurements are shown in Figure 3 and the trap levels found are summarized in Table 1. These results show that the trap levels found in...
our bare Si-NCs samples are not consistent with previously reported values by Souifi, et al. [4] and Kwon, et al. [3], which can be attributed to different Si-NCs growing methods. The traps found also have capture cross-section orders of magnitude smaller than expected, which has been previously observed and attributed to charge tunneling into the Si-NCs and a lower density of states at the Si-NCs by Antonova, et al. [5].

Overall, surface passivation appears to remove deep level traps in Si-NCs while creating shallow level traps for both majority and minority carriers. Considering than an F-terminated Si surface oxidizes much faster than an H-terminated Si surface [6], the removal of deep level traps in Si-NCs by surface passivation supports proposed theories that deep level traps in Si-NCs are caused by hydrogen dangling bonds [7]. However, not enough data has been collected to make any serious assessment and further research is needed to; (1) confirm the validity of the observed trap levels, and (2) correlate growth parameters with observed trap levels.

Acknowledgements:

A special thanks to Prof. Stephen Campbell and Dr. Richard Liptak for their continued mentorship and support. This research opportunity would have also been impossible without funding from the NSF and National Nanotechnology Infrastructure Network Research Experience for Undergraduates (NNIN REU) Program, the help of Prof. Douglas Ernie, and the facilities of the Electrical and Computer Engineering Department, University of Minnesota.

References: