Development of AlGaN/GaN HEMT Technology for Highest Frequency Operation

William J. Roman
Biomedical Engineering, Electrical Engineering, University of Rhode Island

NNIN iREU Site: Jülich Forschungszentrum, Jülich, Germany
NNIN iREU Principal Investigator: Dr.-Ing Michel Marso, Institut für Bio- und Nanosysteme (IBN-1), Jülich Forschungszentrum
NNIN iREU Mentor: Benjamin Strang, Institut für Bio- und Nanosysteme (IBN-1), Jülich Forschungszentrum
Contact: roman.will@gmail.com, m.marso@fz-juelich.de, b.strang@fz-juelich.de

Abstract:

The ever increasing demand for high power, high frequency, and high temperature devices has prompted much research into AlGaN/GaN high electron mobility transistors (HEMTs) because of their high breakdown voltage and excellent electron transit properties. Optimized AlGaN/GaN HEMTs promise to play a pivotal role in next generation mobile phone base stations, radar, mixers, oscillators, and attenuators in both commercial and military applications. This work characterizes the performance of AlGaN/GaN HEMTs on SiC in relation to source-gate spacing. Development of HEMT technology is explored utilizing T-gates and optimized ohmic contacts for improving the high frequency operation of future HEMT generations.

Introduction:

Gallium nitride (GaN) HEMTs excel over competing technology for high power, high frequency applications. GaN HEMTs have an order of magnitude higher power density and higher efficiency over silicon (Si) and gallium arsenide (GaAs) transistors, allowing a ten time size reduction for the same output power, while simultaneously saving material cost. The wide band gap (3.4 eV) allows for rugged high-voltage, high-temperature application extensively covering both commercial and military markets [1].

AlGaN/GaN HEMTs with varying source-gate spacing were fabricated using a standard technology process developed in our lab. HEMTs were characterized by their DC, I-V, C-V characteristics, Hall measurements, and high frequency (HF) measurements. A hydrogen silsesquioxane (HSQ)/polymethyl methacrylate (PMMA) T-Gate process was then developed to increase the f\textsubscript{T} and f\textsubscript{max} of the next generation HEMTs. Ohmic contacts with improved morphology and line edge definition after annealing were also investigated.

Experimental Procedure:

Transistors were fabricated on a semi-insulating silicon carbide (SiC) substrate (Figure 1) with a layer stack grown by metal-organic-vapor-phase-epitaxy (MOVPE). Transistor fabrication began with mesa isolation performed by argon sputtering followed by ohmic contact and Schottky gate metallization. Ohmic contacts consisted of Ti/Al/Ni/Au metallization from bottom to top with a respective layer thickness of 20/0.4/0.04/0.002 nm. Schottky gate metallization was Ni/Au with thickness 0.0025/0.01/0.0002 nm with 0.0025 nm gate length. Contact pads to the source, gate, and drain consisted of Cr/Au with respective thickness 0.02/0.4/0.040 nm. Contact resistance was 0.68 $\Omega$·mm and the sheet resistance was 422 $\Omega$ per square, determined by transmission line measurements.

T-Gate processes can be categorized in one-step and in two-step-processes. In the latter, the gate foot is defined separately from the gate head. This approach was chosen for investigation utilizing HSQ and PMMA as e-beam resists. HSQ was used for the gate foot because of its availability and high resolution, while a PMMA tri-layer (200K/200K/950K) was chosen for the gate head.

E-beam markers maintaining a better morphology and line edge definition were investigated to automate T-gate alignment without any undesired offsets from source or drain. In this manner, the introduction of an additional marker layer could by circumvented. Ti/Al/Mo/Au metallurgy was tested as an alternative to the standard contact metallurgy of Ti/Al/Ni/Au.
Results:

In the transistor experiment, source resistance $R_s$ was decreased by aligning the gate closer to the source during the gate fabrication process step. As intended, the external transconductance $g_{m,ext}$ increased with a decreasing source resistance (Figure 2).

Moving the gate from the drain towards the source increases gate-drain distance simultaneously. For a HEMT, the largest potential difference can be found between the gate and the drain if a common bias point is considered. In this way an increased source-gate distance lowers the gate-drain breakdown voltage $V_{gd,breakdown}$ (Figure 3).

Both results, extracted from DC measurement data, showed an improvement of the device regarding $g_{m,ext}$ and the $V_{gd,breakdown}$. Cut-off frequency, $f_t$, increases inversely with gate-source capacitance, $C_{gs}$, and proportionally with $g_{m,ext}$. However, high frequency measurements do not exhibit an increase in $f_t$ despite the lowered source resistance and higher $g_{m,ext}$ (Figure 4). The reason for the decrease of both operating frequencies with a lowered source-gate distance is believed to result from more $C_{gs}$ than $g_{m,ext}$ increase.

A reproducible two-step e-beam T-Gate process was successfully developed (Figure 5) with HSQ/PMMA. An excellent gate foot width of 90 nm was achieved with experiments yielding good results down to 40 nm. Future work will consist of gate recess etching in order to keep a reasonable aspect ratio of the HEMT gate structure.

/AI/Mo/Au based ohmic contacts yielded better morphology and line edge definition after annealing than our previously optimized Ti/Al/Ni/Au contacts. In comparison to optimized contacts, Ti/Al/Mo/Au contacts had double the contact resistance ($R_c = 1.2 \, \Omega/mm$) and resulted in an order of magnitude higher contact resistivity of about $\rho_c = 3.82 \times 10^{-5} \, \Omega\cdot\text{cm}^2$, indicating that more investigation of layer properties would be needed to lower resistance.

Conclusion:

Analysis of standard technology fabricated transistors with varying source-gate distances was performed to establish a starting point of further investigations. A HSQ/PMMA T-Gate process was successfully developed for next generation AlGaN/GaN HEMTs. Currently, the T-Gate process step is being integrated into the standard HEMT process with a gate recess etch, and gate dimension optimization to reduce $C_{gs}$ and improve $f_t$ will follow soon thereafter. To allow automated e-beam T-Gate alignment, Ti/Al/Mo/Au e-beam markers with lower resistivity will also be further investigated.

Acknowledgements:

I would like to express my gratitude to the IREE, NSF, NNIN iREU Program, and to the Jülich Forschungszentrum for their funding and facilities. I am especially thankful to program coordinator Dr. Lynn Rathbun for developing an unparalleled international research experience program that has taught me so much. I would also like to express my appreciation to Dr. Michel Marso and Benjamin Strang for inclusion in their research and to the III-V and Nitrides Group and the Cleanroom Staff for their guidance and welcoming.

References: