

Inkjet Printed Interconnects for Multilayer Flexible Electronics

J. Daniel Binion

Electrical Engineering, Grove City College

NNIN REU Site: Microelectronics Research Center, The University of Texas, Austin, TX

NNIN REU Principal Investigator: Prof. Ray T. Chen, Electrical and Computer Engineering, The University of Texas at Austin

NNIN REU Mentor: Dr. Harish Subbaraman, Omega Optics, Austin, TX

Contact: binionjd1@gcc.edu, raychen@uts.cc.utexas.edu, harish.subbaraman@omegaoptics.com

Abstract:

We have developed a method to fabricate fully interconnected flexible multilayer circuits at a high rate using inkjet printing. Ink containing silver nanoparticles was used for the conducting layers, and SU-8 2002 photopolymer was used for the insulating layers. During fabrication, vias with diameters between $65\ \mu\text{m}$ and $100\ \mu\text{m}$ were printed consistently, and the measured resistance of the multilayer interconnects differed little from that of single layer circuits. Bend tests revealed a slight increase in resistance, which stabilized with repeated bending.

Introduction:

Inkjet printing is emerging as an efficient and versatile method for the mass production of flexible electronic devices, such as organic light-emitting diode (OLED) displays, phased-array antennae and radio-frequency identification (RFID) tags. Many such devices require complex circuitry, which can take up considerable space. Thus, there is need for a method to create multilayer circuits in order to make the devices more efficiently utilize the available real estate.

The main objective of this project was to develop a method to reliably create multilayer interconnections for printed electronics at a high rate. The aim was to consistently create via holes that had a diameter of $100\ \mu\text{m}$ or less. In addition, the process needed to be completely additive and able to be implemented using a high speed roll-to-roll printer for high throughput manufacturing.

Experimental Procedure:

The printing process involved printing a bottom conducting layer on a flexible Kapton[®] substrate, followed by a middle insulating layer containing via holes, and finally a top conducting layer, which connected to the bottom layer through the vias. Silver nanoparticle ink was used for the conducting layers and SU-8-2002 photopolymer was used for the insulating layer. These materials were chosen because they were readily available; however, this technique can be implemented using any printable material ink.




Figure 1: Optical image of multilayer interconnect.

The circuit elements were designed using AutoCAD and printed using a Fujifilm Dimatix Materials Printer, DMP 2800. The layers were aligned using ink-jet printed silver alignment marks on the flexible substrate and the printer's fiducial camera. The bottom silver layer was printed on the substrate and annealed at 150°C for permanency and conductivity. The SU-8 layer containing via holes was then printed on top of the bottom silver layer and cured using heat and ultraviolet radiation. The SU-8 was treated with oxygen plasma to increase its wettability. The entire structure was heated at 150°C to prepare the SU-8 surface for the top silver layer. The top silver layer was printed and annealed on the SU-8 with interconnects to the bottom layer through the vias (Figure 1).

In order to determine the minimum printable via hole size, we printed holes with sizes ranging from $20\ \mu\text{m}$ to $180\ \mu\text{m}$ using SU-8, (100 holes of each size), and determined how many were left open after printing. The minimum printable hole diameter was $120\ \mu\text{m}$ in the design file, but the printed diameter was between $65\ \mu\text{m}$ and $100\ \mu\text{m}$ due to the viscosity of the SU-8. Ninety-nine percent of the holes of this size were open.

A test structure was printed with one via hole in the insulating layer connecting a top conductor to a bottom conductor.

